

Electrical and Interface properties of MBE grown Fe/n-Si0.85Ge0.15 (111) Schottky Barrier diodes

D. HAMRI, A. TEFFAHI, A. DJEGHLOUF, D. CHALABI, A. SAIDANE CaSiCCE Laboratory, B.P. 1523 El M'Naouar 31000, ENP- Maurice Audin Oran, Algeria *Reçu le : 08/10/2017 Accepté le : 23/10/2017*

Abstract: *Current–voltage characteristics of (111) oriented Fe*/*n-Si0.85Ge0.15 metal–semiconductor Schottky barrier diode, deposed by Molecular Beam Epitaxy, are investigated at room temperature. Using thermionic emission theory, forward bias* I*–*V *characteristics are analyzed to estimate Schottky diode parameters. Electrical parameters, such as ideality factor, zero-bias barrier height and series resistance are calculated using two different methods. Results show three distinct linear regions in ln(I)–ln(V) plots, indicating ohmic, trap-charge limited current and space-charge limited-current conduction mechanisms. Energy distribution of interface states was obtained from forward bias* I*–*V *measurements by taking into account bias dependence of effective barrier height and ideality factor. I-V characteristics confirmed that series resistance distribution and interfacial layer formation are important parameters that influence electrical properties of device.*

Keywords: Electrical characterization / I-V measurement / Fe-Si_{1-x}Ge_x / Schottky diode / N_{SS} Energy dependence.

résumé: *Les caractéristiques courant-tension d'une diode métal-semi-conducteur de type Schottky (111) Fe/n-Si0.85Ge0.15, déposée par Epitaxie à Jet Moléculaire, sont étudiées à température ambiante. En utilisant la théorie de l'émission thermoïnique, les caractéristiques I-V en polarisation directe sont analysées pour* estimer les paramètres de la diode Schottky. Les paramètres électriques, tels que le *facteur d'idéalité, la hauteur de la barrière à polarisation nulle et la résistance en série, sont calculés selon deux méthodes différentes. Les résultats montrent trois régions linéaires distinctes sur les courbes ln(I)-ln(V), indiquant trois mécanismes de conduction: Ohmique, courant limité par capture et courant limité par charge d'espace. La distribution d'énergie des états d'interface a été obtenue à partir des mesures I-V en polarisation directe en prenant en compte la dépendance sur la polarisation de la hauteur de barrière efficace et du facteur d'idéalité. Les caractéristiques I-V ont confirmé que la distribution de la résistance en série et la formation d'une couche à l'interface sont des paramètres importants qui influencent les propriétés électriques du dispositif.*

Mots clés: Caractérisation électrique / Mesure I-V / Diode Schottky / Fe-Si_{1-x}Ge_x / dépendance énergétique de Nss.

1. Introduction:

 $Si_{1-x}Ge_x/Si$ heterostructures are of great interest because of their potential use as heterojunction devices and their compatibility with Si integrated circuit technology $[1, 2]$. Band gap engineering of strained $Si₁$. $_{x}Ge_{x}$ epitaxial layer by changing Ge fraction makes this material suitable for a wide variety of electronic device applications [3]. Metallization in device fabrication is also important for electrical evaluation of metalsemiconductor interfaces and semiconductors. Hence, the study of this Schottky contact for different metals and under various conditions is useful for achieving a better understanding and control of electrical characteristics. Transport mechanisms in Schottky barrier diodes (SBD) have been extensively studied both experimentally and theoretically. Carrier transport in these structures is known to be dominated by thermionic emission. There are, however, discrepancies constantly reported between experimental data and theoretical models, especially with respect to Schottky–Mott theory $[4]$ developed to explain SBDs formation mechanism. These deviations have been attributed, in the literature, to various reasons $[5-9]$, including the existence of interface states spread over a thin interfacial layer between the metal and semiconductor, and metal induced gap states, which could result in nonuniform spatial distribution of barrier height [10].

The purpose of this paper is to study current–voltage (I–V) characteristics of $Fe/n-Si_{0.85}Ge_{0.15}$ Schottky diodes to extract diodes parameters at room temperature and attempt to explain their behavior considering possible conduction mechanisms. Iron (Fe) has been used because of its good physical characteristics. Schottky Barrier Height (SBH), ideality factor (n) and series resistance (R_s) have been calculated using Norde method. Log-log I-V plots are used to evaluate existing mechanism transport.

2. Experimental details

 $Fe/n-Si_{0.85}Ge_{0.15}$ Schottky diodes fabrication started with a molecular beam epitaxy (MBE) growth, at a substrate temperature of 550°C, of ntype (111) oriented $Si_{0.85}Ge_{0.15}$ films doped with Antimony (N_D =3-4×1015cm−3). Film thickness was 2μm on 350μm thick (111) crystal orientated Si substrats having \cong 0.7 Ω.cm resistivity. Si_{0.85}Ge_{0.15} wafers were degreased in organic solvent ($HF- HNO₃- CH₃COOH$ and $CH₃OH$)

and etched in a sequence of H_2SO_4 and H_2O_2 , 20% HF, a solution of $6HNO₃$: 1HF: 35H₂O, 20% HF and finally quenched in de-ionized water of resistivity 18MΩ.cm. Immediately after surface cleaning, high purity (99.999%) Fe circular contact, 1.3mm in diameter and $\sim 0.2 \mu m$ in thickness were thermally evaporated onto $Si_{0.85}Ge_{0.15}$ film. The high vacuum metal evaporation system had a pressure about 10-6 Torr. Low resistivity ohmic back metal contact was obtained with Al metallization of wafer back-side.

Current–voltage (I-V) and capacitance–voltage (C-V) measurements of devices were performed using an Agilent precision semiconductor parameters analyzer (4156C) and an Agilent LCR meter (4980A).

3. Results and discussion:

Current- voltage characteristics are widely used to study Schottky contacts performance since they offer many important device parameters. Fig.1 shows forward and reverse biased curves of Fe/n- $Si_{0.85}Ge_{0.15}$ (MS) Schottky diodes at room temperature. Diode rectifier rate (RR), deduced from Fig.1, is 5.65×10^2 at V= ± 0.4 V. It is clear that forward bias I-V plot deviates considerably from linearity at high bias voltage due to R_s reinforced by a possible interfacial layer. Leakage current at $-1V$ bias is 1.6×10-7A. For forward bias V>3kT/q, Schottky's I-V characteristics obey thermionic emission theory according to the following equation [16, 26]:

$$
I = I_{\rm S} \exp\left(-\frac{q(V - IR_{\rm S})}{nkT}\right)
$$
 (1)

Where I_S is saturation current given by:

$$
I_S = AA^*T^2 \exp\left(-\frac{q\phi_{B0}}{kT}\right) \tag{2}
$$

Where *A* is contact area, T is temperature in [K], *A** is Richardson constant (taking an effective mass of $0.22m_e$ for $Si_{0.85}Ge_{0.15}$, calculated A* value is 112Acm⁻²K⁻²), ϕ_{B0} is zero bias barrier height, k is Boltzmann constant, R_s is the series resistance and n is the ideality factor. Ideality factor can be determined from the slope of linear region of forward bias lnI-V curve using the relation [16]:

$$
n = \frac{q}{kT} \frac{dV}{d(lnl)}
$$
 (3)

 ϕ_{B0} and n values of Fe/n-Si₈₅Ge₁₅ diode were calculated from equation (2) and equation (3) and found to be 0.749 eV and 1.92 , respectively. It is clear that n value is considerably larger than unity. This high value of n is

attributed to the existence of an interfacial layer with a certain density distribution of interface states (N_{SS}) [11-14, 16]. Norde proposed an empirical function to calculate barrier height and series resistance for a Schottky diode [15]. Such function is defined as:

$$
F(V) = \frac{V}{\gamma} - \frac{kT}{q} \ln \left(\frac{I(V)}{AA^*T^2} \right)
$$
 (4)

where γ is a dimensionless integer greater than ideality factor, and I(V) is current obtained from forward bias I-V plots. Norde basic technique is to plot the above function with respect to applied voltage and to obtain its minimum. Once the minimum of F(V) versus V is found, barrier height value can be obtained using the following equation:

Fig.1. I-V characteristics of Fe/n-Si₈₅Ge₁₅ Schottky diode.

 $\Phi_B = F(V_{\text{min}}) + \frac{V_{\text{min}}}{V}$ $\frac{\text{min}}{\gamma} - \frac{\text{kT}}{q}$ q (5) where $F(V_{min})$, V_{min} , and I_{min} are minimum values of $F(V)$, corresponding voltage and current, respectively. From Norde function, series resistance value can be determined using the following equation: $R_s = \frac{kT(\gamma - n)}{aI}$ q_{I} _{min} (6)

Fig.2 shows F(V) versus V plot for $Fe/n-Si_{0.85}Ge_{0.15}$ SBD. Barrier height and series resistance extracted from this plot are 0.82eV and 87Ω , respectively. As shown in table (1), there is a good agreement between barrier height, ideality factor and series resistance values extracted using I-V and Norde methods. Hence, mean values for $Fe/n-Si_{0.85}Ge_{0.15}$ diode are $R_s = 86 \pm 1.1 \Omega$, $\Phi_{B0} = 0.79 \pm 0.04 \text{eV}$.

	Ideality	Barrier	Series resistance
	factor	Height (eV)	$\text{Rs }(\Omega)$
1.W		0.749	84.85
Norde		0.829	8711

Table (1) Some important $Fe/n-Si_{0.85}Ge_{0.15}$ diode parameters

To obtain information about the contact interface of SBDs, C-V measurements are used. Moreover, this technique is reliable to estimate barrier height. Fig.3 shows the $1/C^2$ -V plot of Fe/n-Si_{0.85}Ge_{0.15} interface measured at the frequency of 1MHz. The straight line is consistent with Schottky- Mott model, which assumes that the carrier concentration is constant through the depletion width of the Schottky junction. C-V relationship for Schottky diodes is given by $[16]$:

$$
\frac{1}{C^2} = \left(\frac{2}{\varepsilon_S q N_D A^2}\right) \left(V_{\text{bi}} - \frac{kT}{q} - V\right) \tag{7}
$$

Where C is capacitance, A is area of Schottky contact and ε_s is the permittivity of semiconductor, N_D is the doping concentration, and V_{bi} is the built-in voltage. The x-axis intercept of the plot of $1/C²$ versus V gives

 V_0 . V_0 is related to V_{bi} by the equation $V_{bi}=V_0+ kT/q$. The barrier height from C-V characteristics is given by equation $\phi_B=V_{bi}-V_n$ where Vn= $(kT/q)ln(N_c/N_D)$. N_C is the effective density of state in conduction band and is 2.3×10^{19} cm⁻³ for $Si_{0.85}Ge_{0.15}$ [16]. Doping concentration, calculated from the slope of $1/C^2$ -V plot, was found to be 3.1×10^{15} cm⁻³ for Fe/n- $Si_{0.85}Ge_{0.15} diode. From 1/C²-V plot, barrier height was found to be 1.1eV.$ It should be noted that barrier height measured from $1/C²-V$ plot, is always higher than that derived from forward I-V characteristics. A relatively large discrepancy between barrier heights measured using I-V and C-V techniques could be associated with barrier height inhomogeneity at the Schottky interface.

To understand electrical transport mechanisms through the device, ln(I) ln(V) plots are taken for forward bias. As can be seen in Fig.4, ln(I)-ln(V) plots have three distinct linear regions with different slopes. Region (1) spans 0.1V<V<0.15V, region (2) spans 0.16V<V<0.45V and region (3) spans 0.46V<V<1V. All three regions obey equation I∝ V*m*. Here, m represents the slope of each linear region and found to be 1.52, 8.73 and 2.71, respectively. It is clear that current conduction at low bias, region (1), shows an almost ohmic behavior, that is, current is directly proportional to applied bias voltage [17, 18, 20]. On the other hand, in region (2), I-V relation is characterized by a power law. In this region, electrical transport behavior is dominated by trap-charge limited current (TCLC) with an exponent trap distribution $[18,19]$. In this case, injected electrons cause filling up of traps and change the space charge [37]. At strong forward bias, region (3), strong electron injection causes electrons to escape from traps and contribute to space-charge limited-current [18, 20, 21].

Fig.4. Forward $ln(I)$ - $ln(V)$ characteristics of Fe/n-Si $_{0.85}Ge_{0.15}SBD$.

At high voltage forward bias, nonlinearity of *I*–*V* characteristics indicates a continuum of interface states in equilibrium in the semiconductor [22]. The interface state density is given by:

$$
N_{SS}(V) = \frac{1}{q} \left[\frac{\varepsilon_i}{\delta} (n(V) - 1) - \frac{\varepsilon_S}{W_D} \right]
$$
(8)

where W_D is space-charge region width, $n(V)=V/(kT/q)ln(I/I_S)$, δ is thickness of interfacial insulator layer and ε _i and ε _S are permittivity of insulator layer and semiconductor, respectively. In n-type semiconductors, the energy of interface states E_{SS} , with respect to the bottom of the conduction band E_C , at semiconductor surface, is given as [23, 24, 22, 25]:

 $E_C - E_{SS} = q(\phi_e - V)$ (9)

For each bias voltage, values of interface states density N_{SS} in equilibrium with semiconductor are obtained from equation (8) by substituting voltage dependent *n*(*V*), and taking $δ = 85 Å$, $ε_s = 12.9ε_0$ and $ε_i = 3.8ε_0$ [1]. Insulator layer thickness was calculated from *C*–*V* characteristics (not given here) using the equation $C_{ox} = \varepsilon_i \varepsilon_0 A/\delta$, where C_{ox} is the capacitance of interfacial layer.

Equations (8) and (9), along with I-V characteristics can be used to determine interface state density as a function of interface states energy E_{SS} with respect to the bottom of conduction band. N_{SS} was converted to a function of E_{SS} using equation (9) and is shown in Fig.5. Often, one observes an increase in diode effective barrier height ϕ_e in forward bias. This is due to the increase in quasi-Fermi energy level of majority carriers on semiconductor side. This causes most electrons to be be injected directly into the metal forming a thermionic emission current, though few of them are trapped by interface states. This charge capture process results in an increase in effective barrier height thereby reducing diode current [26, 27].

Fig.5 N_{SS} energy distribution profile for Fe/n-Si_{0.85}Ge_{0.15} SBD.

Interface state density determined by Teman's method [28] is found to be 3.79×10^{12} cm⁻²eV⁻¹. From Fig.5, it can be seen that an exponential increase in interface states density exists from mid gap towards the bottom of the conduction band.

4. Conclusion

In this study, electrical properties of $Fe/n-Si_{0.85}Ge_{0.15}$ Schottky contact have been characterized using current-voltage (I-V) characteristics at

room temperature. The observed non-ideal forward bias I-V behavior is attributed to a change in metal/semiconductor barrier height due to interface states, an interfacial layer and series resistance. The partial applied bias voltage drop across the interfacial layer causes a forward current drop that leads to a deviation from ideal I-V characteristics. Calculated ideality factor obtained from I-V characteristics is higher than unity and is attributed to the presence of an interfacial layer. Calculated barrier heights from I-V and C-V measurements show some discrepancy that is attributed to barrier height inhomogeneity at the Schottky interface. The downward curvature at sufficiently large voltages is caused by series resistance effect. R_s value has been calculated using Norde method. It is clear that ignoring the role of series resistance, interface state density and interfacial layer can lead to significant errors in electrical characteristics of devices.

References

- [1] G. L. Zhou, H. Morkoc, Si/SiGe heterostructures and devices, Thin Solid Films 231 (1993) 125-142.
- [2] M. Arienzo, S. S. Iyer, B. S. Meyerson, G. L. Patton, J. M. C. Stork, SiGe alloys: growth, properties and applications, Appl. Surf. Sci. 48 (1991) 377-386.
- [3] S. S. Iyer, G. L. Patton, J. M. C. Stork, B. S. Meyerson, D. L. Harame, Heterojunction bipolar transistors using Si-Ge alloys, IEEE Trans. Electron Devices 36 (1989) 2043-2064.
- [4] N.F. Mott, Note on the contact between a metal and an insulator or semiconductor, Proc. Camb. Philos. Soc. 34 (1938) 568-572.
- [5] W. Schottky, Discrepancies in Ohm's laws in semiconductors, Phys. Z. 41 (1940) 570.
- [6] J. Bardeen, Surface states and rectification at a metal semi-conductor contact, Phys. Rev. 71 (1947) 717.
- [7] V. Heine, Theory of surface states, Phys. Rev. 138 (1965) A1689.
- [8] S. G. Louie, M.L. Cohen, Electronic structure of a metal-semiconductor interface, Phys. Rev. B 13, (1976) 2461.
- [9] W. Mönch, Chemical trends in Schottky barriers: Charge transfer into adsorbate-induced gap states and defects, Phys. Rev. B 37 (1988) 7129.
- [10] K. Maeda, Nonideality of Au/Si and Au/GaAs Schottky barriers due to process-induced defects, Appl. Surf. Sci. 252 (2006) 5659-5675.
- [11] J.H. Werner, H.H. Güttler, Barrier inhomogeneities at Schottky contacts, J. Appl. Phys. 69 (1991) 1522-1533.
- [12] P. Chattopadhyay, A.N. Daw, Current transport mechanism in MIS diode, Solid State Electron. 29 (1986) 555-560.

- [13] J.F. Felix, E.A. Vasconcelos Jr. E.F. Silva, W.M. Azevedo, Fabrication and electrical characterization of polyaniline/silicon carbide heterojunctions, J. Phys. D: Appl. Phys. 44 (2011) 205101.
- [14] E.H. Nicollian, J.R. Brews MOS (Metal Oxide Semiconductor) Physics and Technology, John Willey & Sons, New York, 1982.
- [15] H. Norde, A modified forward I-V plot for Schottky diodes with high series resistance, J. Appl. Phys. 50 (1979) 5052-5053.
- [16] S. M. Sze, Physics of Semiconductor Devices (New York: Wiley) 1981.
- [17] S. Wagle, V. Shirodkar, Space-charge-limited conduction in thin film Al/Sb2Pb1Se7/Al devices, Braz. J. Phys. 30 (2000) 380-385.
- [18] C.N. Berglund, Surface states at steam-grown silicon-silicon dioxide interfaces, IEEE Trans. Electron Devices, ED-13 (1966) 701-705.
- [19] İ. Taşçıoğlu, U. Aydemir, Ş. Altındal, The explanation of barrier height inhomogeneities in Au/n-Si Schottky barrier diodes with organic thin interfacial layer J. Appl. Phys. 108 (2010) 064506.
- [20] H. Uslu, Ş. Altındal, İ. Polat, H. Bayrak, E. Bacaksız, On the mechanism of current-transport in Cu/CdS/SnO2/In–Ga structures, J. Alloys Compd. 509 (2011) 5555-5561.
- [21] V. Janardhanam, H.-Y. Yun, J. Lee, V. Reddy, H. Hong, K.-S. Ahn, C.J. Choi, Depinning of the Fermi level at the Ge Schottky interface through Se treatment, Scripta Mater. 69 (2013) 809-811.
- [22] H. C. Card and E. H. Rhoderick, Studies of tunnel MOS diodes I. Interface effects in silicon Schottky diodes, *J. Phys. D: Appl. Phys.* 4 (1971) 1589.
- [23] A. Turut , M. Saglam, H. Efeoglu, N. Yalcin, M. Yildirim, B. Abay, Interpreting the nonideal reverse bias CV characteristics and importance of the dependence of Schottky barrier height on applied voltage, Physica B 205 (1995) 41-50.
- [24] S. Zeyrek, S. Altındal, H. Yuzer and M. M. Bülbül, Current transport mechanism in Al/Si3N4/p-Si (MIS) Schottky barrier diodes at low temperatures, Appl. Surf. Sci. 252 (2006) 2999-3010.
- [25] J. H. Werner and H. H. Guttler, Barrier inhomogeneities at Schottky contacts, J*. Appl. Phys. 6*9 (1991) 1522-1533.
- [26] E.H.Rhoderick, R.H.Williams, Metal-Semiconductor Contacts (Clarendon press: 1988).
- [27] A. Singh, K. C. Reinhardt and W. A. Anderson, Temperature dependence of the electrical characteristics of Yb/p-InP tunnel metal-insulatorsemiconductor junctions, J*. Appl .Phys.* 68 (1990) 3475-3483.
- [28] L. M. Terman, An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes, Solid State Electron. 5 (1962) 285-299.